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ANALOG AUDIO SIGNAL ENHANCEMENT 
SYSTEM USING A NOISE SUPPRESSION 
ALGORITHM 
CROSS-REFERENCE TO RELATED 
APPLICATION 
This application claims priority to copending U.S. provi-
sional applications entitled, "A Continuous-Time Speech 
Enhancement System in CMOS Using a Noise Suppression 
Algorithm," having Ser. No. 60/367,058, filed Mar. 22, 2002, 
which is entirely incorporated herein by reference, and 
"Capacitively-Coupled Current Conveyer Second-Order 
Section," having Ser. No. 60/367,066, filed Mar. 22, 2002, 
which is entirely incorporated herein by reference. 
TECHNICAL FIELD 
The present invention is generally related to signal process-
ing and, more particularly, is related to noise suppression. 
BACKGROUND OF THE INVENTION 
2 
SNR as SNR. The unmodified band-limited signal, xk(t), is 
then multiplied by the calculated gain to obtain the noise 
suppressed band-limited signal, §k(t). All of the §k(t) sub-band 
signals are summed to build the full-band signal estimate, s(t), 
after the synthesis filter bank. 
Although the current framework of immediately digitizing 
an incoming analog audio signal seems to be working well in 
current practice and is primarily driven by transistor scaling 
10 and flexibility of programmability. The increasing prolifera-
tion of portable electronics has increased emphasis on low-
power systems. Functionality, and therefore the amount of 
signal processing possible, is often constrained primarily by a 
fixed power budget. Second, the system demands on current 
15 
systems require very high resolution/high performance ana-
log to digital (AID) converters. Therefore, the resulting AID 
converter block is often consuming a large fraction of the 
power budget, as well as system design time. Scaling will not 
20 help much in this case, since resolution has been increasing at 
approximately 1.5 bits/5 years at the same performance, and 
quickly running into additional physical limits which might 
further slow this progress. 
Audio signal enhancement by removing additive back-
ground noise from a corrupted noisy signal has recently 25 
received increased attention due to the prosperity of portable 
communication devices. Traditional methods of noise sup-
pression include spectral subtraction, Wiener filtering, and a 
number of modifications on these methods that increase the 
intelligibility of the processed audio signal and/or reduce 
adverse artifacts. 
For example, Adaptive Wiener filtering typically requires 
extensive computation time on current microprocessors 
which requires a lot of power (e.g., 4 million instructions per 
second). This is more power than a portable communication 
device, like a personal digital assistant (PDA) or other per-
30 sonal communication or computing device may be able to 
provide. Thus, a heretofore unaddressed need exists in the 
industry to address the aforementioned deficiencies and inad-A common model for a noisy signal, x(t), is a signal, s(t), 
plus additive noise, n(t), that is uncorrelated with the signal 
x(t)~s(t)+n(t). (Equation 1) 
A common goal in noise suppression is to design a real-time 
system that generates some optimal estimate, s(t), of s(t) from 
x(t). By assuming that the additive noise is stationary over a 
long time period relative to the short term non-stationary 
patterns of normal speech, an estimate of s(t) may be found in 
the frequency domain using spectral subtraction or Wiener 
filtering. 
The basic Wiener gain is found from the power spectral 
densities (PSD) or from the estimated PSD as 
H(w) = ¢,(w) 
¢n(w) + ¢,(w) 
(Equation 2) 
This can also be expressed as a function of the frequency 
dependent signal-to-noise ratio (SNR) as 
35 
equacies. 
SUMMARY OF THE INVENTION 
One preferred embodiment of the present invention pro-
vides systems and methods for removing noise from an input 
40 analog signal in continuous time. Briefly described in archi-
tecture, one embodiment of the system, among others, can be 
implemented as follows. An analog filtering system including 
very large scale integration (VLSI) circuitry separates an 
45 
analog input signal into a plurality of sub-band signals. Then, 
an analog gain system including VLSI circuitry calculates a 
gain for each sub-band signal that suppresses the noise within 
the sub-band signal. In some preferred embodiments, VLSI 
circuitry includes floating gate technology. 
50 The present invention can also be viewed as providing 
methods for suppressing noise in an analog signal in continu-
ous time. In this regard, one embodiment of such a method, 
among others, can be broadly summarized by the following 
r 2 (w) (Equation 3) 55 
steps: separating an input analog signal into sub-band analog 
signals; determining a gain for each sub-band signal that shall 
suppress the noise for that sub-band signal; and applying the 
gain to each sub-band signal to suppress the noise. In pre-
ferred embodiments, the steps are implemented using VLSI 
circuitry, such as floating gate technology. Because the 
H(w) = 1 +r2(w)' 
where r 2 (w) = ¢,(w). 
¢n(w) 
A bank ofband-pass filters break the input noisy signal into 
sub-band signals. At each sub-band, the envelope detection of 
band-limited signal xk(t) is performed and averaged to pro-
vide a smooth estimation of the envelope and followed by 
noise level estimation. Gain computation at each band is 
performed using non-linear gain function with each band's a 
posteriori SNR. For simplicity, we abbreviate a posteriori 
60 
method involves analog processing rather than digital, ben-
efits from its implementation are extremely low power con-
sumption and real time computation. 
Other systems, methods, features, and advantages of the 
65 present invention will be or become apparent to one with skill 
in the art upon examination of the following drawings and 
detailed description. It is intended that all such additional 
US 7,590,250 B2 
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systems, methods, features, and advantages be included 
within this description and be within the scope of the present 
invention. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of the invention can be better understood 
with reference to the following drawings. The components in 
the drawings are not necessarily to scale, emphasis instead 
being placed upon clearly illustrating the principles of the 
present invention. Moreover, in the drawings, like reference 
numerals designate corresponding parts throughout the sev-
eral views. 
FIG. 1 is block diagram of a cooperative signal processing 
system of the present invention. 
FIG. 2 is a block diagram of a continuous-time noise sup-
pression system in FIG. 1. 
FIG. 3 is a circuit diagram of an embodiment ofa filter used 
in FIG. 2. 
4 
The continuous-time suppression system 110 utilizes sub-
band processing of analog signals and the computational 
strengths of analog very large scale integration (VLSI) sys-
tems, such as complementary metal oxide semiconductor 
(CMOS) floating gate circuits, to operate in real time using 
extremely low amounts of power. For example, analog float-
ing gate circuit technology allows each circuit to be program-
mable/tunable. Consequently, individual circuit elements can 
be very small, since they do not require the extensive over-
10 head of building perfectly matched circuits or of designing 
circuits tuned via external inputs. 
FIG. 2 shows the structure of the continuous-time noise 
suppression system 110 for real-time implementation for one 
embodiment of the invention. As shown, a bank ofband-pass 
15 filters 210 breaks the input noisy signal x(t) into sub-band 
signals xk(t). In each band, the envelope of the noisy signal is 
detected and smoothed by an envelope detector 220 and aver-
aging circuit 230. Alternatively, envelope can be detected by 
squaring the incoming signal and low pass filtering it. 
FIG. 4 is a block diagram of a sub-band gain calculation 20 
component of FIG. 2. 
From the smoothed sub-band signal envelope, the noise 
envelope is estimated in each sub-band by a noise estimator 
240. Then, the signal-to-noise ratio (SNR) in each band is 
estimated from the noisy signal and noise envelopes. A non-
linear (sigmoid) gain function 250 is used to approximate the 
FIG. 5 is a circuit diagram of an embodiment of a peak 
detector used in FIG. 4. 
FIG. 6 is a circuit diagram of an embodiment of a minimum 
detector used in FIG. 4. 
FIG. 7 is a circuit diagram of an embodiment of a translin-
ear circuit used in FIG. 4. 
FIG. 8 is a circuit diagram of an embodiment of a gain 
function device used in FIG. 4. 
FIG. 9 is a graph of a noisy speech signal that has been 
processed by the embodiment of the system in FIG. 2 
FIG. 10 is a circuit diagram of an embodiment of a filter 
used in FIG. 2 having a differential input and a single-ended 
25 Wiener gain in this particular embodiment. However, other 
gain functions may be used, such as a bi-linear gain function, 
among others. Next, the original band-limited signal in each 
band is multiplied by the respective gain and the result is 
sUlllilled to construct the full-band "clean" signal estimate 
30 s(t). Finally, the signal estimate s(t) is passed through a band 
pass filter 260 to remove any out of band noise that was 
introduced through prior processing. Floating-gate circuits 
are preferably used in the devices of FIG. 2 to set bias points 
output. 
35 
FIG. 11 is a circuit diagram of an embodiment of a filter 
used in FIG. 2 having differential input and output. 
and adjust offsets (i.e., tuning). 
For this embodiment, the filter bank 210 separates the 
FIG. 12 is a flowchart describing the functionality of the 
system of FIG. 1. 
FIG. 13 is a flowchart describing an embodiment of the 
process for continuous-time analog signal processing in FIG. 
12. 
DETAILED DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
While most noise suppression techniques focus on the 
processing of discrete-time audio signals, FIG. 1 presents a 
cooperative signal processing system 100 in which the pro-
cessing is performed on an analog audio signal prior to the 
analog/digital (AID) conversion. By performing this signifi-
cant portion of the processing in low-power analog circuits, 
the overall functionality of the system 100 is enhanced by 
utilizing analog/digital computation in a mutually beneficial 
way. 
As shown in FIG. 1, the cooperative signal processing 
system 100 includes a continuous-time noise suppression 
system 110. The continuous-time noise suppression system 
110 suppresses the noise evident in an analog signal x(t ), such 
as an output of a microphone, before the analog signal x(t) 
undergoes analog to digital (AID) conversion by an AID 
converter 120. By performing analog signal processing on the 
signal x(t) before it is converted to digital, the computation 
load on a digital signal processor (DSP) 130 is reduced. 
Further, the analog signal x(t) may provide more refined 
information to the digital processor than simple data samples 
such as Fourier coefficients, phonemes, etc. 
noisy signals into 32 bands that are logarithmically spaced in 
frequency, similar to the human auditory system, for fre-
quency domain processing. The filters used in the filter bank 
210, for this particular preferred embodiment, are the Capaci-
40 tively-Coupled Current Conveyor Second-Order Sections 
(C4 SOS), shown in FIG. 3. The C4 SOS 300 is composed of 
three C4 s in the fashion of an Autozeroing Second Order 
Section (AutoSOS) with bandpass filters. The multiple C4 s 
45 
enhance the characteristics of a single C4 by itself. 
Accordingly, additional embodiments of the invention may 
include more or less than three C4 s in a filter 300. 
Advantageously, the C4 SOS 300 can readily be placed into 
a mode of operation in which it produces second-order 
effects. More specifically, this filter can have a frequency 
50 response of any defined bandwidth, and outside that band-
width, slopes of ±40 dB/decade or greater occur. By adjusting 
the voltage biases, the response at either corner can be tuned 
to have a sharp transition or even a Q peak. A high Q peak is 
55 
useful because it helps isolate the respective center frequency. 
Second-order sections, such as the C4 SOS 300, are funda-
mental building blocks for creating higher-order filters on 
integrated circuits, and they have been shown to be useful in 
forming models of the cochlea (inner ear). An array of these 
bandpass second-order sections 300 can be used to create a 
60 silicon cochlea that is able to closely model the resonant 
properties of the human cochlea and can thus be used as a 
biologically-inspired audio signal processor in the continu-
ous-time domain. 
The bias voltages for the C4 SOS 300, in some embodi-
65 ments, may be set using a resistive-divider network, which 
creates a logarithmically spaced filter bank. However, pre-
ferred embodiments implement floating gate elements 
US 7,590,250 B2 
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instead of resistors to allow for progrannning and improved 
tuning. The biases can then be tuned to achieve a moderate Q 
peak, mirroring biology. 
FIG. 4 details the sub-band gain calculation component 
400 of the continuous-time noise suppression system 110 for 
one embodiment of the invention. The gain calculation cir-
cuits 400 make up the processing block for the system 110. 
Each block operates independently of the others in the array, 
so effectively, there are 32 parallel signal processors operat-
ing simultaneously on 32 band-limited signals. 10 
Within each frequency band, the levels of the noisy signal 
and the noise are estimated. The noisy signal envelope is 
estimated using a peak detector 410. It is nearly impossible to 
accurately estimate the actual signal component of the incom-
ing signal 405, so the process carried out by the peak detector 15 
410 is framed to use the noisy signal 412. 
FIG. 5 shows one preferred embodiment for the peak 
detector 410. Here, the noisy signal level is estimated by 
tracking the incoming band-limited signal. The bias voltage 
V,d sets the time constant at which the output will decay after 20 
a peak. When a speech signal is input, the peak detector 410 
follows the envelope of the signal, rising rapidly with the 
increasing signal amplitude and decaying slowly enough to 
result in a smooth envelope. The peak detector 410 also fol-
lows the level of the additive noise, particularly in times 25 
where the signal is absent. The circuit 410 outputs both a 
voltage VsignaZ and current I signal that are representative of the 
noisy signal level 412. The current !signal goes into the noise 
estimator circuit 430, while the voltage vsignal is the input to 
the minimum detector 420. 30 
The circuit shown in FIG. 6 is a minimum detector 420 and 
is used to estimate the noise level in the signal for one pre-
ferred embodiment of the invention. The input to the mini-
mum detector 420 is the voltage output of the peak detector 
410. 35 
Accordingly, the noise level is estimated by following the 
minimum values of the noisy signal envelope. The bias volt-
age V,a sets the attack time constant and is set to run much 
slower than the peak detector 410 in order to follow the slow 
40 
changes found in the amplitude of stationary noise. The out-
put !noise is an estimate of the noise level. 
In both of these circuits 410, 420, the floating gate pFET 
device shown at the top of the schematics is used for offset 
cancellation. When the input is set to a particular bias voltage, 45 
around which the signal modulates, a certain amount of cur-
rent is produced at the output node. The floating gate is 
progrannned in a such as way as to cancel this offset current, 
causing zero current at the output node until a signal is 
present. The current outputs of the peak 410 and minimum 50 
420 detectors are the inputs to the noise estimator component 
430. 
For a preferred embodiment, the translinear circuit 430 
shown in FIG. 7 is used as the noise estimator component by 
determining a SNR value for the noisy signal x(t) from the 55 
inputs provided by the peak 410 and minimum 420 detectors. 
An estimation of the a posteriori signal-to-noise ratio (SNR) 
is defined by a ratio of the envelopes of the signals, 
6 
Multiplication and division operations can be performed 
using the translinear principle. The translinear circuit 430 
shown in FIG. 7 performs a division operation where the 
output, IsNR' can be represented by the following equation: 
I signal 
fsNR = fscale /nDise - fscale 
(Equation 5) 
and represents the estimated SNR. The current I scale is set by 
the bias voltage V scale and is used to put the output current into 
the proper range for the gain function device 440. 
The gain function device 440 calculates the gain ("gain 
factor") and applies the gain factor to the band-limited signal 
to realize noise suppression. The gain factor may be 
expressed as a function of the SNR. Several different gain 
functions may be used but all of them have the general char-
acteristics oflow gain for low SNR and high gain (at or near 
unity) for high SNR, with varying smoothing between these 
two regions. The transition between low gain and high gain 
preferably should be smooth to avoid adverse auditory 
effects, yet it should also quickly follow the SNR changes to 
ensure an acceptable amount of noise suppression. 
In one preferred circuit implementation 440, the gain func-
tion device also includes a multiplier 255, as shown in FIG. 8. 
The transistors at the top of the schematic are the differential 
pair where the actual multiplication takes place. The transis-
tors below the differential pair create the behavior of the gain 
function. The output of the gain function circuit is Igaim which 
can be approximated by 
(Equation 6) 
where Imax and Iminl are set by the voltage biases V max and 
V min 1 and effectively create the upper and lower bounds of the 
gain factor output. The voltage bias V min2 can be used to 
further adjust the range of input current that the circuit will 
accept. The diode connected transistor on the input branch of 
the circuit causes the current that is mirrored onto the gain 
branch to be squared; this is important to ensure a quick 
transition from low to high gain as IsNR increases. 
The multiplication portion of the circuit 440 results from 
the interaction between the inputs to the differential pair Vin 1 
and Vin 2 and the gain factor current Igain from the gain func-
tion portion of the circuit 440. The circuit 440 is biased to 
operate in the linear range of the following equation: 
K( Vin! - V;n2) 
foutl - fout2 = lgaintanh 2UT 
(Equation 7) 
(where Uris the thermal voltage of the transistors). The input 
to the multiplier 255 is the band-limited noisy signal, i.e. the 
A e3(t) ex(t) - e,,(t) ex(t) SNR=-" =--1 
e,,(t) e,,(t) e,,(t) 
(Equation 4) 
60 output of the C4 SOS bandpass filter. Because this embodi-
ment is single-ended rather than differential, the "negative" 
input voltage, Vin2 , is held constant. (Note, a differential 
embodiment is discussed later.) The output current, Ioutl -
I0 u,2 , is the product of the band-limited input signal, Vint -
where exCt) is the noisy signal envelope estimate, which is 
approximately represented by the sum of the actual signal 
envelope es(t) and the noise envelope estimate en(t). 
65 Vin 2 , and the gain factor, Igain· 
FIG. 9 shows a noisy speech signal that has been processed 
by the components in the system 110. The light gray data is a 
US 7,590,250 B2 
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noisy speech input signal; the black waveform is the output of 
one of the frequency bands, after the gain function has been 
applied. Any noise or distortion created by the gain calcula-
tion circuits 440 minimally affects the output signal because 
these circuits are not directly in the signal path. While the 
bandpass filters 260 and the multipliers 255 will inject a 
certain amount of noise into each frequency band, this noise 
will be averaged out by the summation of the signals at the 
output of the system 110. 
8 
trolling the characteristics of the sub-bands or the gain by 
programming floating gate circuitry that controls the respec-
tive computation or using differential analog signal process-
ing to form the sub-band signals. 
The method 1300 is designed to reduce stationary back-
ground noise in single-microphone signals while preserving 
the non-stationary signal component. Because the method 
1300 involves analog computation rather than digital, benefits 
from its implementation are extremely low power consump-
Some preferred embodiments of the invention utilize dif-
ferential versions of the C4 SOS by building two C4 's into a 
differential pair. Additionally, two different loads to the dif-
ferential pair can give two different circuits. To achieve a 
single-ended output, a current-mirror load can be used, as 
shown in FIG. 10. Alternatively, to have differential outputs 
as well as differential inputs, a load that consists of common-
mode feedback can be used. This circuit is shown in FIG. 11. 
10 tion and real time computation. The method 1300 may be 
based on an adaptive Wiener filter algorithm, adapted to take 
advantage of analog processing capabilities provided by 
floating-gate analog VLSI circuits. Further, noise suppression 
processing may be performed on continuous-time signals in 
15 one-third octave sub-bands. 
For a bandpass filter array encompassing the C4 SOS cir-
cuit of FIG. 3, the distortion level in each frequency band for 
a 30 m V single-ended input signal is a 2nd harmonic limited 20 
at -30 dB at peak. Correspondingly, a differential filter bank 
utilizing the circuit of FIG. 10 or 11 can eliminate 2nd har-
monic distortion and can reduce the 3rd harmonic level to -40 
dB at peak. Note, the distortion introduced by the multiplier is 
dependent on the output levels of the bandpass filters. As a 25 
result, if the signal is near 30 m V, the 3rd harmonic distortion 
is -20 dB down; however, ifthe signal is near7.5 mV, the 3rd 
harmonic distortion approaches -46 dB. 
By utilizing analog signal processing at the front-end of a 
signal processing system 100, the AID converter complexity 30 
and the overall system complexity are reduced. Circuit size 
constraints also favor analog VLSI circuits in many cases. It is 
often possible to take advantage of device physics to perform 
complex operations with only a very few transistors. For 
example, an analog multiplier can store the coefficient and 35 
perform the multiplication using only as many transistors as 
would be needed to store a four bit coefficient in digital 
memory. 
Preferred embodiments of the continuous-time noise sup-
pression system 110 and method 1200 are targeted for imple-
mentation in a low-power analog computing integrated cir-
cuit with floating-gate circuits. This custom analog approach 
can achieve an increased efficiency (=Bandwidth*Power) by 
104 over a custom digital approach, which could enable many 
applications years ahead of schedule from a purely digital 
roadmap. This increase in efficiency can be used for reducing 
the power efficiency of a given problem, or addressing com-
putational problems that are considered intractable by the 
current digital roadmap. For example, this system 110 and 
method 1400 may significantly enhance audio inputs on por-
table devices without adding significant power drain or size. 
It should be emphasized that the above-described embodi-
ments of the present invention, particularly, any "preferred" 
embodiments, are merely possible examples of implementa-
tions, merely set forth for a clear understanding of the prin-
ciples of the invention. Many variations and modifications 
may be made to the above-described embodiment(s) of the 
invention without departing substantially from the spirit and 
principles of the invention. For example, alternative embodi-
ments may include different analog implementations of the 
circuit devices shown. All such modifications and variations 
are intended to be included herein within the scope of this The flowcharts of FIG. 12 show the functionality of a 
representative implementation of the cooperative signal pro-
cessing system 100 of the present invention. As depicted in 
FIG. 12, the functionality of a representative embodiment of 
the cooperative signal processing system 100 or method 1200 
may be construed as beginning at block 1210. In block 1210, 
40 disclosure and the present invention and protected by the 
following claims. 
a noisy analog signal is received (from a microphone output, 45 
for example). Then, in block 1220, the noisy analog signal 
undergoes continuous-time analog VLSI signal processing to 
suppress the noise in the analog signal. In a preferred imple-
mentation of the invention, analog processing is implemented 
using CMOS floating gate circuitry. Next, the analog signal 50 
may undergo additional processing such as AID conversion 
and digital signal processing. 
One implementation forthe continuous-time analog signal 
processing 1220 is describedinFIG.13. Here, in step 1310, a 
noisy signal is received and separated, via real time analog 55 
VLSI signal processing, into narrow sub-bands that are expo-
nentially spaced in frequency, similar to the human auditory 
system for frequency domain processing using analog cir-
cuitry. In a preferred implementation, the signal is separated 
using C4 sos band pass filters. 60 
Based on the observed sub-band signals and sub-band 
noise signals, a gain is calculated using analog VLSI circuitry, 
as depicted in step 1320. Next, the gain is applied to the 
sub-band signals, and the signals are combined to reconstruct 
the signal with the noise component significantly via continu- 65 
ous-time analog VLSI signal processing, as shown in steps 
1330-1340. Additional, steps (not shown) may include con-
Therefore, having thus described the invention, at least the 
following is claimed: 
1. A system for removing noise from an input analog signal 
comprising: 
an analog VLSI filtering system for separating the input 
analog signal having noise into a plurality of sub-band 
signals; and 
an analog VLSI gain system for determining a particular 
gain to apply to each particular sub-band signal to sup-
press the noise in that particular sub-band signal. 
2. The system of claim 1, wherein the analog VLSI gain 
system combines the plurality of sub-band signals into an 
output analog signal with suppressed noise, the system fur-
ther comprising: 
an analog to digital converter for receiving the output ana-
log signal and converting the output analog signal with 
suppressed noise to a digital signal; and 
a digital signal processor for receiving the digital signal 
and performing digital signal processing on the digital 
signal. 
3. The system of claim 1, wherein the system is comprised 
of floating gate VLSI circuitry. 
4. The system of claim 1, wherein the analog VLSI filtering 
system is comprised of bandpass filters, each bandpass filter 
including at least one tunable autozeroing band pass filter. 
US 7,590,250 B2 
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5. The system of claim 1, wherein the analog VLSI filtering 
system is comprised of band pass filters, each band pass filter 
including three tunable autozeroing bandpass filters. 
6. The system of claim 1, wherein the analog VLSI filtering 
system is comprised of bandpass filters, each bandpass filter 
including at least one differential auto zeroing bandpass filter. 
7. The system of claim 1, wherein the analog VLSI filtering 
system models the resonant properties of the human cochlea. 
8. The system of claim 1, wherein the analog VLSI gain 
system comprises: 
an analog peak detector including VLSI circuitry for esti-
mating a noisy signal from the sub-band signal; 
an analog minimum detector including VLSI circuitry for 
10 
estimating the noise in the sub-band signal; 
15 
an analog translinear divider including VLSI circuitry for 
estimating a signal-to-noise ratio from the estimations of 
the noisy signal and the noise; an analog gain function 
device including VLSI circuitry for calculating the gain; 
and 
an analog multiplier including VLSI circuitry for applying 
the gain to the sub-band signal. 
9. The system of claim 1, wherein the analog input signal is 
received from a microphone. 
20 
10. The system of claim 1, wherein the gain comprises a 25 
non-linear gain. 
11. A system for removing noise from an input analog 
signal in continuous time, comprising: 
analog means including VLSI circuitry for separating the 
input analog signal having noise into a plurality of sub- 30 
band signals; and 
analog means including VLSI circuitry for determining a 
particular gain to apply to each particular sub-band sig-
nal to suppress the noise in that particular sub-band 
signal. 
12. The system of claim 11, the analog VLSI means for 
determining comprising: 
35 
first analog means including VLSI circuitry for estimating 
a noisy signal from the sub-band signal; 
40 
second analog means including VLSI circuitry for estimat-
ing the noise in the sub-band signal; 
10 
third analog means including VLSI circuitry for estimating 
a signal-to-noise ratio from the estimations of the noisy 
signal and the noise; 
fourth analog means including VLSI circuitry for calculat-
ing the gain; and 
fifth analog means including VLSI circuitry for applying 
the gain to the sub-band signal. 
13. The system of claim 11, wherein the system is com-
prised of floating gate VLSI circuitry. 
14. A method for removing noise from an input analog 
signal comprising the steps of: 
separating the input analog signal having noise into a plu-
rality of analog sub-band signals via analog VLSI cir-
cuitry; and 
analog processing each sub-band signal to suppress the 
noise in each sub-band signal via analog VLSI circuitry. 
15. The method of claim 14, further comprising: 
combining the plurality of sub-band signals into an analog 
output signal with suppressed noise via analog VLSI 
circuitry. 
16. The method of claim 14, wherein the noise is sup-
pressed in the input analog signal before the signal undergoes 
analog to digital conversion. 
17. The method of claim 14, further comprising: 
receiving the input analog signal from a microphone. 
18. The method of claim 14, further comprising: 
dynamically adjusting the bandwidth of the analog sub-
band signals. 
19. The method of claim 14, the analog processing step 
comprising: 
detecting the level of an estimate of a noisy signal from the 
sub-band signal; 
detecting the level of noise in the sub-band signal; 
determining a signal-to-noise ratio forthe sub-band signal; 
calculating a gain based on the signal-to-noise ratio; and 
applying the gain to the sub-band signal to suppress the 
n01se. 
20. The method of claim 19, further comprising: 
dynamically adjusting the gain for a particular sub-band 
signal. 
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